Performance, Power, and Thermal Analyses Reaps Optimal Code

What can you get for giving up less than one percent of your “space”? Find out in this webinar that breaks down the Intel® System Studio suite of utilities and tools, including compliers, debuggers, analyzers, and performance libraries—with a focus on Intel® VTune™ Amplifier, the visualization mechanism of the Intel System Studio energy and thermal analysis. Thermal analysis is highly correlated with system performance, for instance, today’s processors include support for throttling frequency, setting logical cores and devices to various sleep states, and detecting TDP thermal events that can cause forced frequency throttling or even shutdown.

Intel VTune Amplifier is implemented with three main themes: Get the data you need, find answers fast, and easy to use. Watch this webinar to see how these themes are put into practice, as well as:

  • Profiling micro-architectural issues, such as cache misses, prefetcher branch mispredictions, and memory and bus bandwidth
  • Tuning algorithms to the code path that provides the best performance/watt: CPU, GPU, FPGA?
  • How to overcome the #1 cause of slow threaded performance: Waiting due to idle cores. Dig deep to tune bandwidth, cache misses, access contention, etc.
  • How Intel® System Studio energy and thermal analysis leads to optimized software for extended battery life
  • How much work can you add before reaching thermal shutdown?

Systems engineers and developers looking to shorten the development cycle, boost performance and power efficiency, and strengthen reliability for intelligent systems and IoT device applications will find plenty to glean from this webinar. Get Intel System Studio now!

Jeffrey Reinemann, Technical Consulting Engineer, Intel Corporation

Jeffrey is a Technical Consulting Engineer at Intel, supporting Intel® System Studio components, including energy and performance profilers and analyzers. In his 26 years at Intel, he has worked on Software Asset Manager, Anti-Theft Technology, prototyped and analyzed performance of office and home PC usage model solutions, client PC management and power management architecture, and implemented quality assurance programs for real-time operating systems and PC BIOS. Jeff has an M.S. in Computer Sciences from the University of Wisconsin at Madison, WI and a B.S. with Computer Sciences and Mathematics majors from Carroll University in Waukesha, WI.

For more complete information about compiler optimizations, see our Optimization Notice.